Previous Job
Previous
RTL Design Lead
Ref No.: 18-51080
Location: Santa Clara, California
Position Type:Full Time/Contract
Start Date: 07/19/2018
 
  • Expert in SoC Design and Architecture.
  • Expert in RTL Design and implementation of IP core and SOC blocks.
  • Expert in RTL Coding in VHDL, Verilog or System-Verilog HDL
  • Should have expertise on ARM Based SOC Integration.
  • Worked on in AMBA Protocols AXI, ABH and APB.
  • Good Experience in ASIC Synthesis and linting
  • Good in RTL Quality checks like CDC-Checks, Equivalence Checks etc.
  • Experienced in Static Timing Analysis and timing closure.
  • Should have handled customer facing role.
  • Proficient in debugging and issue fixing
  • Good in communication
  • 10+ Yrs of Experience